|
Jeongjin
Roh
|
 Office : Room 505.
Eng. Building 3. Hanyang University Ansan. Gyeonggi-do.
Korea
Lab : SoC lab., Room
522-2. Engineering Building 3.
TEL : 031-400-5168
E-mail : jroh@hanyang.ac.kr
Homepage : http://soc.hanyang.ac.kr |
|
|
Education
|
|
|
|
|
1985.03-1990.02
|
B.S.
Electrical Engineering. Hanyang University.
Korea.
|
|
|
1996.09-1998.05
|
M.S
Electrical Engineering. The Pennsylvania State University.
USA.
|
|
|
1998.06-2001.05
|
PhD.
Computer Engineering. The University of Texas at Austin.
USA
|
|
|
|
Work Experience
|
|
|
|
|
1989.12-1996.06
|
Senior
Engineer. Samsung Semiconductor. Korea
|
|
|
2000.02-2001.08
|
Senior Design Engineer.
Intel, USA.
|
|
|
2001.12-2002.02
|
University of Texas at Austin, Visiting Professor
|
|
|
2001.09-now
|
Professor. Hanyang University. Ansan. Korea
|
|
|
|
Research Interests
|
|
|
|
|
Mixed-signal
VLSI Design
|
|
|
Over-sampling
Delta-sigma Data Converters
|
|
|
Power
Management ICs
|
|
|
DC-DC
Converters
|
|
